Welcome
Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

can i specify all the paths as multicycle paths

A forum to discuss about Static Timing Analysis, Constraints Definitions, Timing Models, Timing Checks, Timing Paths Analysis, Analysis Timing with Various uncertainities: Clock jitter/skews/process variations/on chip variations/IR drop...

can i specify all the paths as multicycle paths

Postby augustin on Wed Jun 06, 2007 3:29 pm

can i specify all the paths as multicycle paths
augustin
 
Posts: 11
Joined: Tue May 29, 2007 11:41 am

All the paths cannot be specified as multicycle paths

Postby vlsichipdesigner on Mon Jun 11, 2007 4:17 pm

specifing a path to be a multicycle path is purely a design requirement and it is nothing you can do much on this thought process.

By default, the tools(Synthesis and Static timing analysis) works on single cycle paths .
In case if your design requirement is such you can operate some paths as multicycle paths, please specify this to the tool.

Beaware of setting a path as a multicycle path if you are not sure, as the real violation of timing could be masked and finally could be caught at the Dynamic timing analysis(DTA) with functional simulations. But this could be late!!!

Praise the Lord.
vlsichipdesigner
Site Admin
 
Posts: 12
Joined: Wed May 16, 2007 4:21 pm


Return to Static Timing Analysis

Who is online

Users browsing this forum: No registered users and 0 guests

cron