VLSI chip design and development

A forum to discuss all about VLSI chip design to be par in knowledge

Skip to content


Welcome
Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

how will you derive the power strap width

A platform to discuss about automatic place and route, tools, flows, methodologies involved in achieving timing closure...
Post a reply

how will you derive the power strap width

Postby augustin on Wed Jun 06, 2007 5:33 pm

how will you derive the power strap width or there is uniform width for any chip i do
augustin
 
Posts: 11
Joined: Tue May 29, 2007 11:41 am
Top

Postby elex.gaurav on Mon Jul 30, 2007 5:39 pm

Hi

first you have to calculate the total current req for chip. that is equal to total power consumption

Pt = Pstatic+Pdynamic

Icurrent = Pt/Voltage

now for core width calculation wcore = Icurent/J

j is metal current density.

for more info call me@9342677098 or mail me elex.gaurav@gmail.com
elex.gaurav
 
Posts: 5
Joined: Mon Jul 30, 2007 5:35 pm
Location: Bangalore
Top
Post a reply

Return to Place & Route

Who is online

Users browsing this forum: No registered users and 0 guests

Donate Now
Donate Now
Powered by phpBB © 2000, 2002, 2005, 2007 phpBB Group
Hosted by FreeForums.org | Create a free forum

cron