VLSI chip design and development • View forum

Welcome
	Welcome to <strong>VLSI chip design and development</strong>. You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

Welcome

Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

Place & Route

Post a new topic

12 topics • Page 1 of 1

Topics

Replies

Views

Last post

MBBS In Ukraine
by job2me02 » Mon Sep 21, 2009 3:14 pm

0 Replies

6 Views

Last post by job2me02
Mon Sep 21, 2009 3:14 pm
Regarding i/p files check
by designer_ec » Fri Jul 17, 2009 10:57 am

0 Replies

115 Views

Last post by designer_ec
Fri Jul 17, 2009 10:57 am
what is the meaning of congestion w.r.t P&R
by augustin » Wed Jun 06, 2007 5:35 pm

3 Replies

1021 Views

Last post by hiral.kotak
Mon May 25, 2009 3:13 pm
back annotated synthesis flow
by jmoar » Fri Jan 16, 2009 3:54 pm

0 Replies

1213 Views

Last post by jmoar
Fri Jan 16, 2009 3:54 pm
Detail routing
by energeticdin » Tue Dec 04, 2007 5:03 pm

1 Replies

1551 Views

Last post by chetanbs
Tue Jun 10, 2008 4:45 pm
em analysis
by vlsiasic » Wed Nov 28, 2007 6:22 pm

0 Replies

504 Views

Last post by vlsiasic
Wed Nov 28, 2007 6:22 pm
pin tapping
by vlsiasic » Tue Nov 27, 2007 3:49 pm

0 Replies

444 Views

Last post by vlsiasic
Tue Nov 27, 2007 3:49 pm
Power Grid Analysis tools
by sishir » Tue Sep 04, 2007 3:45 pm

0 Replies

494 Views

Last post by sishir
Tue Sep 04, 2007 3:45 pm
what is dynamic IR drop
by augustin » Wed Jun 06, 2007 5:36 pm

3 Replies

849 Views

Last post by elex.gaurav
Mon Jul 30, 2007 5:48 pm
what is called as signal integriy
by laxminarayana1 » Fri Jul 27, 2007 12:09 pm

2 Replies

606 Views

Last post by elex.gaurav
Mon Jul 30, 2007 5:44 pm
how will you derive the power strap width
by augustin » Wed Jun 06, 2007 5:33 pm

1 Replies

693 Views

Last post by elex.gaurav
Mon Jul 30, 2007 5:39 pm
what are the various process variabilities i should think
by augustin » Wed Jun 06, 2007 5:32 pm

1 Replies

542 Views

Last post by vlsichipdesigner
Mon Jun 11, 2007 4:26 pm

Post a new topic

12 topics • Page 1 of 1

Return to Board index

Who is online

Users browsing this forum: No registered users and 1 guest

Forum permissions

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum