VLSI chip design and development Forum Index VLSI chip design and development
A forum to discuss all about VLSI chip design to be par in knowledge
 
 FAQFAQ   SearchSearch   MemberlistMemberlist   UsergroupsUsergroups    RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

Welcome
Welcome to VLSI chip design and development.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, join our community today!

Place & Route
Moderators: None

Users browsing this forum: None
Post new topic    VLSI chip design and development Forum Index -> Place & Route Mark all topics read
 Topics   Replies   Author   Views   Last Post 
No new posts Detail routing
 1 energeticdin 507 Tue Jun 10, 2008 4:45 pm
chetanbs View latest post
No new posts em analysis
 0 vlsiasic 312 Wed Nov 28, 2007 6:22 pm
vlsiasic View latest post
No new posts pin tapping
 0 vlsiasic 298 Tue Nov 27, 2007 3:49 pm
vlsiasic View latest post
No new posts Power Grid Analysis tools
 0 sishir 362 Tue Sep 04, 2007 3:45 pm
sishir View latest post
No new posts what is the meaning of congestion w.r.t P&R
 2 augustin 564 Mon Jul 30, 2007 5:51 pm
elex.gaurav View latest post
No new posts what is dynamic IR drop
 3 augustin 629 Mon Jul 30, 2007 5:48 pm
elex.gaurav View latest post
No new posts what is called as signal integriy
 2 laxminarayana1 438 Mon Jul 30, 2007 5:44 pm
elex.gaurav View latest post
No new posts how will you derive the power strap width
 1 augustin 516 Mon Jul 30, 2007 5:39 pm
elex.gaurav View latest post
No new posts what are the various process variabilities i should think
 1 augustin 415 Mon Jun 11, 2007 4:26 pm
vlsichipdesigner View latest post
Display topics from previous:  
Post new topic    VLSI chip design and development Forum Index -> Place & Route All times are GMT + 5.5 Hours
Page 1 of 1
Jump to:  
New posts New posts    No new posts No new posts    Announcement Announcement
New posts [ Popular ] New posts [ Popular ]    No new posts [ Popular ] No new posts [ Popular ]    Sticky Sticky
New posts [ Locked ] New posts [ Locked ]    No new posts [ Locked ] No new posts [ Locked ]
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum

Community Chest


Powered by phpBB
Hosted by FreeForums.org