VLSI chip design and development

A forum to discuss all about VLSI chip design to be par in knowledge

Skip to content


Welcome
Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

can you briefly explain me what is false path

A forum to discuss about Static Timing Analysis, Constraints Definitions, Timing Models, Timing Checks, Timing Paths Analysis, Analysis Timing with Various uncertainities: Clock jitter/skews/process variations/on chip variations/IR drop...
Post a reply

can you briefly explain me what is false path

Postby augustin on Wed Jun 06, 2007 3:28 pm

Explain me what is a false path and why is that name do we design something to be false also or what , please clarify me the doubts

thanks a lot
augustin
 
Posts: 11
Joined: Tue May 29, 2007 11:41 am
Top

re: false path

Postby bala9383 on Wed Jun 06, 2007 4:44 pm

the path that physically exists but doesnt have the role to play in the design is false path.
bala9383
 
Posts: 2
Joined: Wed Jun 06, 2007 4:40 pm
Top

request you to visit the webpage related to STA

Postby vlsichipdesigner on Mon Jun 11, 2007 4:12 pm

Appreciating Bala's reply w.r.t this post.

Request you to visit the webpage
http://www.vlsichipdesign.com/static%20 ... lysis.html

would make you to understand the concepts better
vlsichipdesigner
Site Admin
 
Posts: 12
Joined: Wed May 16, 2007 4:21 pm
Top

Postby hiral.kotak on Mon May 25, 2009 3:19 pm

hi,

the false path is a path that exists but never play a role in the circuit logic functionality. for example a 2x1 mux having its selection line tied at vdd then one path from input to output becomes false.

it may help u.

thanks..

HAK..
hiral.kotak
 
Posts: 2
Joined: Mon May 25, 2009 3:09 pm
Top
Post a reply

Return to Static Timing Analysis

Who is online

Users browsing this forum: No registered users and 0 guests

Donate Now
Donate Now
Powered by phpBB © 2000, 2002, 2005, 2007 phpBB Group
Hosted by FreeForums.org | Create a free forum

cron