VLSI chip design and development

A forum to discuss all about VLSI chip design to be par in knowledge

Skip to content


Welcome
Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

what are the various process variabilities i should think

A platform to discuss about automatic place and route, tools, flows, methodologies involved in achieving timing closure...
Post a reply

what are the various process variabilities i should think

Postby augustin on Wed Jun 06, 2007 5:32 pm

hi,

Please do let me know the list of process variabilities i should take care while designing and assuring gaurantee for the design.

thanks
augustin
 
Posts: 11
Joined: Tue May 29, 2007 11:41 am
Top

Process related variations coud be

Postby vlsichipdesigner on Mon Jun 11, 2007 4:26 pm

Some list of On chip Process Variations could be
1. Vt variations.
2. Lens abberations.
3. channel length variations.
4. dopant concentration...
5. tox Variations

Need to model all these variations up front and guarantee that your design will work for these uncertanities!!!

Praise the Lord
vlsichipdesigner
Site Admin
 
Posts: 12
Joined: Wed May 16, 2007 4:21 pm
Top
Post a reply

Return to Place & Route

Who is online

Users browsing this forum: No registered users and 0 guests

Donate Now
Donate Now
Powered by phpBB © 2000, 2002, 2005, 2007 phpBB Group
Hosted by FreeForums.org | Create a free forum

cron