VLSI chip design and development Forum Index VLSI chip design and development
A forum to discuss all about VLSI chip design to be par in knowledge
 
 FAQFAQ   SearchSearch   MemberlistMemberlist   UsergroupsUsergroups    RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

Welcome
Welcome to VLSI chip design and development.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, join our community today!

what is BIST and why is it required

 
Post new topic   Reply to topic    VLSI chip design and development Forum Index -> DFT and Test Issues
View previous topic :: View next topic  
Author Message
benjamin



Joined: 29 May 2007
Posts: 3

PostPosted: Tue May 29, 2007 11:31 am    Post subject: what is BIST and why is it required Reply with quote

hi,

What is BIST ? and why is it required.
If the question is very basic excuse me iam an novice engineer...
Back to top
View user's profile Send private message
augustin



Joined: 29 May 2007
Posts: 11

PostPosted: Wed Jun 06, 2007 3:25 pm    Post subject: BIST stands for Built in Self Test Reply with quote

Built is self test is a mechanism to test memories. The testing mechanism is to write to the memory, read from the memory and compare the results and publish where the specified memory area is passed or failed.
Back to top
View user's profile Send private message
ashrafonics



Joined: 26 Jul 2007
Posts: 4

PostPosted: Thu Jul 26, 2007 3:12 pm    Post subject: Reply with quote

BIST is a embedded logic to test your chip logic or memory. LogicBIST checks the manufacturing fault on core logic whereas MemoryBIST checks the same on memories.
Back to top
View user's profile Send private message
Ksd



Joined: 18 Jul 2008
Posts: 1

PostPosted: Fri Jul 18, 2008 8:35 am    Post subject: Reply with quote

BIST is a wrapper kind of thing that is built around your Unit Under test (UUT). This wrapper will be coded such that it is transparent in functional mode. The FSM in the BIST logic will generate patterns to be written into the UUT and the Comparator in the logic will compare the UUT response with the expected response. The same comparator will flag a pass/fail signal based on the UUT response.
Back to top
View user's profile Send private message
Display posts from previous:   
Post new topic   Reply to topic    VLSI chip design and development Forum Index -> DFT and Test Issues All times are GMT + 5.5 Hours
Page 1 of 1   

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum

Community Chest


Powered by phpBB
Hosted by FreeForums.org