Welcome
Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

ROM in a ASIC is bit-reversed

A forum to discuss about Design for Test, BIST, BISR, Boundary Scan, Test pattern, Mechanism to reduce test patterns, At speed tests issues, Test challenges, Methods & Techniques to bring up coverage, Scan-chain,Wafer level burn in Tests, Shmoo plots,Known Good Dies....

ROM in a ASIC is bit-reversed

Postby gsnaveen on Thu Jan 08, 2009 5:14 pm

Hi There :

Last month we got the chip from TSMC-fab and most of the things are functioning properly.
We have used following ROM memory compiler to generate the ROM file.

**************************************************************************
*Compiler Version : TSMC MEMORY COMPILER 2006.05.00.c.100a
*Technology : 90 nm CMOS LOGIC Low Power LowK Cu 1P9M 1.2V High-vt ROM
*Memory Type : TSMC 90nm low power ROM
**************************************************************************

Due to some mistake in switch selection during memory generation,
ROM contents are stored in bit-reversed fashion in the chip.

1. Does the ROM in the chip, has any internal switch which can be changed to reverse the bits again ?

It would of great help, if you could help me in this regard.

Thanks in advance,

G S Naveen
2. Is there any way to reverse the bits at the chip level ?
gsnaveen
 
Posts: 1
Joined: Thu Jan 08, 2009 5:03 pm

Return to DFT and Test Issues

Who is online

Users browsing this forum: No registered users and 0 guests

cron