Hello sir ,
I am a student, doing my masters in vlsi. Currently i am working on my final year project, and i have some problem in gate level netlist simulation(simulation tool VCS). My RTL code simulation is working fine but gate level simulation is not working(getting XXX state). But the design successfully passes the formal verification. Please give me some solution.
VLSI chip design and development
A forum to discuss all about VLSI chip design to be par in knowledge
| Welcome | |
|---|---|
| Welcome to <strong>VLSI chip design and development</strong>.
You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>! |
|
asic gate level netlist simulation
1 post • Page 1 of 1
asic gate level netlist simulation
by phani.006 on Thu Feb 19, 2009 2:33 pm
- phani.006
- Posts: 1
- Joined: Thu Feb 19, 2009 2:25 pm
1 post • Page 1 of 1
Return to Architecture Design & RTL
Who is online
Users browsing this forum: MSN [Bot] and 0 guests
Donate Now
Powered by phpBB © 2000, 2002, 2005, 2007 phpBB Group
Hosted by FreeForums.org | Create a free forum