Welcome
Welcome to <strong>VLSI chip design and development</strong>.

You are currently viewing our boards as a guest, which gives you limited access to view most discussions and access our other features. By joining our free community, you will have access to post topics, communicate privately with other members (PM), respond to polls, upload content, and access many other special features. Registration is fast, simple, and absolutely free, so please, <a href="/profile.php?mode=register">join our community today</a>!

what is BIST and why is it required

A forum to discuss about Design for Test, BIST, BISR, Boundary Scan, Test pattern, Mechanism to reduce test patterns, At speed tests issues, Test challenges, Methods & Techniques to bring up coverage, Scan-chain,Wafer level burn in Tests, Shmoo plots,Known Good Dies....

what is BIST and why is it required

Postby benjamin on Tue May 29, 2007 11:31 am

hi,

What is BIST ? and why is it required.
If the question is very basic excuse me iam an novice engineer...
benjamin
 
Posts: 3
Joined: Tue May 29, 2007 11:29 am

BIST stands for Built in Self Test

Postby augustin on Wed Jun 06, 2007 3:25 pm

Built is self test is a mechanism to test memories. The testing mechanism is to write to the memory, read from the memory and compare the results and publish where the specified memory area is passed or failed.
augustin
 
Posts: 11
Joined: Tue May 29, 2007 11:41 am

Postby ashrafonics on Thu Jul 26, 2007 3:12 pm

BIST is a embedded logic to test your chip logic or memory. LogicBIST checks the manufacturing fault on core logic whereas MemoryBIST checks the same on memories.
ashrafonics
 
Posts: 4
Joined: Thu Jul 26, 2007 3:07 pm

Postby Ksd on Fri Jul 18, 2008 8:35 am

BIST is a wrapper kind of thing that is built around your Unit Under test (UUT). This wrapper will be coded such that it is transparent in functional mode. The FSM in the BIST logic will generate patterns to be written into the UUT and the Comparator in the logic will compare the UUT response with the expected response. The same comparator will flag a pass/fail signal based on the UUT response.
Ksd
 
Posts: 1
Joined: Fri Jul 18, 2008 8:29 am


Return to DFT and Test Issues

Who is online

Users browsing this forum: No registered users and 0 guests

cron